

GENERAL DESCRIPTION

OB2202 is a highly integrated Quasi-Resonant (QR) controller optimized for high performance offline flyback converter applications.

At normal load condition, it operates in QR mode with minimum drain voltage switching. To meet the CISPR-22 EMI starting at 150KHz, the maximum switching frequency is internally limited to 130KHz. It operates in PFM mode for high power conversion efficiency at light load condition. When the loading is very small, the IC operates in 'Extended Burst Mode' to minimize the switching loss. As a result, lower standby power consumption and higher conversion efficiency can be achieved.

OB2202 offers comprehensive protection coverage including Cycle-by-Cycle Current Limiting, VCC Under Voltage Lockout(UVLO), Programmable Output Over Voltage Protection(OVP), VCC Clamp, Gate Clamp, Over Load Protection(OLP), On-chip Thermal Shutdown, Programmable Soft Start, Programmable Brownout Protection, Programmable Over Power Protection (OPP) Compensation, and External Latch Triggering, Max On-time Limit, etc. OB2202 is offered in SOP-8 and DIP-8 packages.


FEATURES

- Multi-Mode Operation
- Quasi-Resonant Operation at Normal Loading
- Pulse Frequency Modulation (PFM) Operation at Light Load
- Programmable Brownout Protection and Line OVP Protection
- Burst Mode at No Load
- Excellent OPP Compensation
- 20KHz Minimum Frequency Limit at QR Mode
- 130KHz Maximum Frequency Limit
- Internal Minimum T_off for Ringing Suppression
- 35us Maximum On Time Limit
- 50us Maximum Off Time Limit
- Internal Leading Edge Blanking
- Programmable Soft-start
- Cycle-by-cycle Current Limiting
- External Latch Triggering
- Internal Thermal Shutdown
- 1A Peak Current Sink/Source Capability
- Programmable Output OVP

APPLICATIONS

Offline AC/DC flyback converter for

- Power Adaptor and Open-frame SMPS
- LCD Monitor/TV/PC/Set-Top Box Power Supplies
- NB/DVD/Portable DVD Power Supplies






GENERAL INFORMATION

Pin Configuration

The pin map of OB2202 in DIP8 and SOP8 package is shown as below.



Ordering Information

Part Number	Description
OB2202AP	8 Pin DIP, Pb free in Tube
OB2202CP	8 Pin SOP, Pb free in Tube
OB2202CPA	8 Pin SOP, Pb free in T&R 🚽

Note: All Devices are offered in Pb-free Package if not otherwise noted.

Quasi-Resonant Flyback PWM Controller


Package Dissipation Rating

Package	RθJA (°C/W)
DIP8	90
SOP8	150

Absolute Maximum Ratings

Parameter	Value
VCC Zener Clamp Voltage	31 V
VCC Clamp Continuous	10 mA
Current	
SS Input Voltage	-0.3 to 7V
FB Input Voltage	-0.3 to 7V
CS Input Voltage	-0.3 to 7V
DEM Input Voltage	-0.3 to 7V
BO Input Voltage	-0.3 to 7V
Min/Max Operating Junction	-20 to 150 °C
Temperature T _J	
Min/Max Storage Temperature	-55 to 150 °C
T _{stg}	
Lead Temperature (Soldering,	260 °C
10secs)	


Note: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.






Marking Information








TERMINAL ASSIGNMENTS

Pin Num	Pin Name	I/O	Description
1	SS	I/O	Soft-start programming pin. Program the soft-start time with a capacitor
			connected to GND. After soft-start, the pin's voltage is clamped at 2V. This
			pin is also used as external latch input, latch will be triggered when SS pin
		11	voltage higher than 3.75V.
2	FB	I/O	Feedback input pin. PWM duty cycle is determined by voltage level into this
			pin and current-sense signal level at Pin 3. The voltage level at this pin also
			controls the mode of operation in one of the three modes: quasi-resonant
			(QR), pulse frequency modulation mode (PFM) and burst mode (BM).
3	CS	Ι	Current sense input.
4	GND	Р	Ground for internal circuitry.
5	GATE	0	Totem-pole gate drive output for power MOSFET.
6	VCC	Р	Chip DC power supply pin.
7	DEM	I/O	Input from auxiliary winding for demagnetization timing. Also this pin is
			used for output over voltage protection (Load OVP).
8	BO •	I/O	Brownout and Line OVP detection pin. Connect a resistor divider from line
			voltage to this pin to detect line voltage. If this pin drops below 0.5V and
			lasts for 50ms, brownout protection will be triggered and PWM output will
			be disabled. This pin is also used as line OVP sense input



BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITION

Symbol	Parameter	Min	Max	Unit
VCC	VCC Supply Voltage	11	28	V
T _A	Operating Ambient Temperature	-20	85	°C



ELECTRICAL CHARACTERISTICS

($T_A = 25^{\circ}C$, VCC=16V, if not otherwise noted)

Supply Voltage (VCC) SectionIstartupVCC Start up Current current into VCC515uAI_VCC_quietOperation Current without switchingVCC=12V, FB is floating, lnF load at GATE1mAI_VCC_operationOperation current with switchingVCC=12V, FB is floating, lnF load at GATE1mAUVL0(ON)VCC Under Voltage Lockout Enter8910VUVL0(OFF)VCC Under Voltage Lockout Exit (Startup)141516VOVP(ON)VCC Over Voltage Lockout Exit (Startup)31VVVCC_lampVCC Zener Clamp Voltage(VCC) = 5 mA32VVCC_lampVCC Zener Clamp Voltage1.5mAVVFe_OpenFB Open Voltage current4.8VVIr_B_ShortFB pin short circuit thresholdShort FB pin to GND, measure current1.5mAVru_PFM_onfPFM mode on threshold1.6VVVru_BM_onf Burst Mode off threshold1.6VVVru_PR_DeffBurst Mode off threshold350nSecZF_B_INInput Leading Edge Blanking Time300NSec100ZF_B_INInput Leading Edge Blanking Time0V0uAT_D_OCOver current0V0100nSecDebounce Time Edge Blanking Time0V0V0uAT_D_DCOver current OPP compensation0V<0100nSec<	Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Supply Voltage (V	CC) Section		•		•	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			VCC=15V, Measure		5	15	uA
without switchingwithout switchingVCC = 12V, Fsw=130KHz, InF load at GATE46mAI_VCC_operationOperation current with switchingInF load at GATE8910VUVL0(ON)VCC Under Voltage Lockout Exit (Startup)141516VUVL0(OFF)VCC Under Voltage Lockout Exit (Startup)141516VOVP(ON)VCC Over Voltage Protection Enter31VVVCC_Clamp VoltageVCC Zener Clamp VoltageI(VCC) = 5 mA32VVerg.OpenFB Open Voltage4.8VVFeedback Input Section(FB Pin)Av _{FB} /Δ Ves3V/VAvcsPWM Input Gain measure current4.8VIra_ShortFB pin short circuit thresholdShort FB pin to GND, measure current1.5mAVrtLPFM_onPFM mode off threshold1.6VVVrtL_BM_off DevenderBurst Mode off threshold1.0VVVrtL_PLPower fimiting Debounce Time350mSecSecZFa INInput Leading Edge Blanking Time350mSecSecIcsInternal source current to CS pin of Debounce Time10nSecNTp_QCOver Current Detection and Control DelayCI=Inf at GATE, CI=Inf at GATE,100nSecPomagnetization comparator threshold107530mV	1						
without switchingwithout switchingVCC = 12V, Fsw=130KHz, InF load at GATE46mAI_VCC_operationOperation current with switchingInF load at GATE8910VUVL0(ON)VCC Under Voltage Lockout Exit (Startup)141516VUVL0(OFF)VCC Under Voltage Lockout Exit (Startup)141516VOVP(ON)VCC Over Voltage Protection Enter31VVVCC_Clamp VoltageVCC Zener Clamp VoltageI(VCC) = 5 mA32VVerg.OpenFB Open Voltage4.8VVFeedback Input Section(FB Pin)Av _{FB} / Δ Ves3V/VAvcsPWM Input Gain measure current4.8VIra_ShortFB pin short circuit thresholdShort FB pin to GND, measure current1.5mAVrtLPFM_offPFM mode off threshold1.6VVVrtL_BM_offBurst Mode off threshold1.6VVVrtL_PFM_offBurst Mode off threshold1.0NNVrtL_PLPower fimiting Debounce Time350mSecSecZFa INInput Leading Edge Blanking Time350mSecNIcsInternal source current to CS pin of Detection and Control Detection and Contr	I VCC quiet	Operation Current	VCC=12V, FB is floating,		1		mA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1						
uvit switchingInF load at GATEInF load at GATEUVLO(ON)VCC Under Voltage Lockout Exit (Startup)8910VUVLO(OFF)VCC Under Voltage Lockout Exit (Startup)141516VOVP(ON)VCC Over Voltage Protection Enter141516VVCC_clampVCC Zener Clamp VoltageI(VCC) = 5 mA32VVCC_clampVCC Zener Clamp VoltageI(VCC) = 5 mA3V/VFeedback Input Section(FB Pin)Avcs3V/VVrg_DopenFB Open Voltage4.8VVIFR_ShortFB pin short circuit currentShort FB pin to GND, measure current1.5mAVm_PFM_offPFM mode on threshold1.8VVVm_BM_offPFM mode off threshold1.6VVVm_BM_offBurst Mode ofn threshold1.0VVVm_BM_offPower Limiting FB Edge Blanking Time80mSecSecZrg_ INTinput Impedance4KohmZVT_blankingCS Input Leading Edge Blanking Time350nSecNSecIcsInput Impedance0V0uANAT_blankingCS pinfort OPP compensation0V0NSecT_blankingCS input Leading Edge Blanking Time100nSecT_blankingCS input Leading Edge Blanking Time100nSecT_blankingCS input Leading Edge Blanking Time1	I VCC operation		VCC=12V, Fsw=130KHz,		4	6	mA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1						
Lockout EnterLockout EnterImage: Constraint of the second	UVLO(ON)			8	9	10	V
Lockout Exit (Startup)Lockout Exit (Startup)Job 2000OVP(ON)VCC Over Voltage Protection Enter31VVCC_ClampVCC Zener Clamp VoltageI(VCC) = 5 mA32VFeedback Input Section(FB Pin)AvcsPWM Input Gain Current $\Delta V_{FB} / \Delta V_{cs}$ 3V/V F_B OpenFB Open Voltage4.8V I_{FB} _ShortFB pin short circuit currentShort FB pin to GND, measure current1.5mA V_{TH} _PFM_onPFM mode off threshold1.8V $V_{TIL}BM_off$ PFM mode off threshold1.6V $V_{TIL}BM_off$ Burst Mode off threshold1.0V $V_{TIL}BM_off$ Burst Mode off threshold1.0V $V_{TIL}PL$ Power Limiting FB Deven Imiting Deven Imiting350mSec Z_{FB} INInput Impedance0V<							
Lockout Exit (Startup)Lockout Exit (Startup)Job 2000OVP(ON)VCC Over Voltage Protection Enter31VVCC_ClampVCC Zener Clamp VoltageI(VCC) = 5 mA32VFeedback Input Section(FB Pin)AvcsPWM Input Gain Current $\Delta V_{FB} / \Delta V_{cs}$ 3V/V F_B OpenFB Open Voltage4.8V I_{FB} _ShortFB pin short circuit currentShort FB pin to GND, measure current1.5mA V_{TH} _PFM_onPFM mode off threshold1.8V $V_{TIL}BM_off$ PFM mode off threshold1.6V $V_{TIL}BM_off$ Burst Mode off threshold1.0V $V_{TIL}BM_off$ Burst Mode off threshold1.0V $V_{TIL}PL$ Power Limiting FB Deven Imiting Deven Imiting350mSec Z_{FB} INInput Impedance0V<	UVLO(OFF)			14	15	16	V
(Startup)(Startup)(Startup)(Startup)(Startup)OVP(ON)VCC Over Voltage31(Startup)Protection EnterIVCC_ClampVCC Zener ClampIVCC) = 5 mA32VVCC_ClampVCC Zener ClampIVCC) = 5 mA32VFeedback Input Section(FB Pin) $\Delta V_{FB} / \Delta V_{cs}$ 3V/V A_{VCS} PWI Input Gain $\Delta V_{FB} / \Delta V_{cs}$ 3V/V V_{FB} OpenFB Open Voltage1.5mA I_{FB} _ShortFB pin short circuit currentShort FB pin to GND, measure current1.5mA V_{TB} _PFM_onPFM mode on threshold1.8VV V_{TB} _DFM_offPFM mode off threshold1.6VV V_{TH} _BM_offBurst Mode off threshold1.0VV V_{TH}_PL Power Limiting FB Threshold Voltage1.0VV T_{D}_PL Power Imiting Edge Blanking Time350mSec Z_{EB} _INInput Ingedance4KohmCurrent Son Societion100 T_D_OC Over Current Delev $UV(BO)<0.4V$ 0uA $U_{SC}_OCCOver CurrentDelevUV(BO)<0.3V80+28.6/V(BO)-1.2]uAU_{TH}_DEMDemagnetizationcomparator thresholdUV0uAU_{TB}_DEMDemagnetizationcomparator thresholdUV0uAU_{TB}_DEMDemagnetizationcomparator thresholdUV0uA$		e			X		
$\begin{array}{ c c c c c c } \hline OVP(ON) & VCC Over Voltage \\ Protection Enter \\ VCC_Clamp & VCC Zener Clamp \\ Voltage & I \\ \hline VOttage & I \\ \hline VV \\ \hline Ves & Ves & 3 \\ \hline VV \\ \hline Ves & PWM Input Gain & \Delta V_{FB} / \Delta V_{cs} & 3 \\ \hline VV \\ \hline V_{FB} Open & FB Open Voltage & 4.8 \\ \hline V \\ \hline I_{FB} Short & FB pin short circuit current & I \\ \hline VTH_PFM_on & PFM mode on threshold & I.8 \\ \hline VTH_PFM_off & PFM mode off \\ threshold & I.2 \\ \hline VTH_EShold & I.2 \\ \hline VTH_EShold & I.6 \\ \hline VTH_EShold & I.6 \\ \hline VTH_FShold & I.$							
Protection EnterProtection EnterImage: Constraint of the sector o	OVP(ON)				31		V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			•				
Feedback Input Section(FB Pin)VAvcsPWM Input Gain $\Delta V_{FB} / \Delta V_{es}$ 3V/V V_{FB} OpenFB Open Voltage4.8VIFB_DShortFB pin short circuit currentShort FB pin to GND, measure current1.5mA $V_{TH}_PFM_on$ PFM mode on threshold1.8V $V_{TH}_PFM_off$ PFM mode off threshold1.6V $V_{TH}_BM_on$ Burst Mode on threshold1.6V $V_{TH}_BM_off$ Burst Mode off threshold1.0V V_{TH}_PFL Power Limiting FB Debounce Time80mSec $T_{D_o}PL$ Power Limiting Debounce Time80mSec Z_{FB} INInput Impedance0V< <v(bo)<0.4v< td="">0I_{CS}Input Leading Edge Blanking Time350nSecI_{CS}Over Current Detection and Control Delay0V0uAT_D_OCOver Current DemagnetizationCL=Inf at GATE, IDV V(BO)<3V</v(bo)<0.4v<>	VCC Clamp		I(VCC) = 5 mA		32		V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	vee_enump						•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Feedback Input S			<u> </u>			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$\Delta V_{ED} / \Delta V$		3		V/V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{ c c c c c c }\hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	v FB_Open	TD Open vonage			4.0		v
$\begin{array}{ c c c c c c }\hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	I Short	EB nin short aircuit	Short EP nin to GND	1.1.4	15		mA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	IFB_SHOL			11	1.5		IIIA
$\begin{tabular}{ c c c c c } \hline threshold & threshold$	V DEM on		measure current		1.8		V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V TH_I I I VI_OII				1.0		v
$\begin{array}{ c c c c } \hline \begin{tabular}{ c c } \hline \begi$	V PFM off				1.2		V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	• TH_1 1.1v1_011				1.2		v
$\begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	V _{mu} BM on				1.6		V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	VIH_DIVI_OII				1.0		·
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V _{TH} BM off				1.0		V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	VIH_DIVI_011				1.0		·
$ \begin{array}{ c c c c c } \hline Threshold Voltage & & & & & & \\ \hline T_{D_{-}}PL & Power limiting & Debounce Time & & & & & & & & & & $	V _{mu} PI				ΔΔ		V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	VIH_IL				7.7		v
$ \begin{array}{ c c c c c c } \hline Debounce Time & Input Impedance & Input Impedance & 4 & Kohm \\ \hline Current Sense Input (CS Pin) Section \\ \hline T_blanking & CS Input Leading & 350 & nSec \\ \hline Edge Blanking Time & 0V < V(BO) < 0 & 0 & 0 \\ \hline Edge Blanking Time & 0V < V(BO) < 0.4V & 0 & 0 \\ \hline Current to CS pin for & 0.4V < 0 & 0 & 0 \\ \hline Current to CS pin for & 0.4V < 0 & 0.4V < 0 & 0.4V < 0 & 0.4V < 0 \\ \hline Current to CS pin for & 0.4V < 0 & 0.4V < 0 & 0 & 0 \\ \hline OPP compensation & 1.2V < V(BO) < 1.2V & 100 \times [V(BO) - 0.4] & uA \\ \hline Detection and Control & 0.4V < V(BO) < 3V & 80 + 28.6 \times [V(BO) - 1.2] & uA \\ \hline Detection and Control & Delay & 0 & 100 & 100 & nSec \\ \hline Demagnetization & Comparator threshold & 100 & 75 & 30 & mV \\ \hline V_{TH_DDEM & Demagnetization & 10 & 75 & 30 & mV \\ \hline \end{array} $					80		mSec
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		0			00		mbee
Current Sense Input(CS Pin) Section $T_blanking$ CS Input Leading Edge Blanking Time350nSec I_{CS} Internal source current to CS pin for OPP compensation $0V < V(BO) < 0.4V$ 0uA $1.2V < V(BO) < 3V$ $80 + 28.6 \times [V(BO) - 1.2]$ uA T_D_OC Over Current Detection and Control Delay $CL=1nf$ at GATE, Internal Source100nSec V_{TH}_DEM Demagnetization comparator threshold voltage 10 75 30 mV	ZED IN				4		Kohm
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		<u> </u>					Itolilli
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					350		nSec
$ \begin{array}{c c} I_{CS} & Internal source \\ current to CS pin for \\ OPP compensation \\ T_{D}OC & Over Current \\ Detection and Control \\ Delay \\ \end{array} \begin{array}{c c} OV < V(BO) < 0.4V \\ \hline 0.4V < V(BO) < 1.2V \\ \hline 1.2V < V(BO) < 3V \\ \hline 1.2V < V(BO) < 3V \\ \hline 1.2V < V(BO) < 3V \\ \hline 1.2V < V(BO) < 1.2I \\ \hline 100 \\ I \\$	I_oluliking				550		noce
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Ice		$0V \le V(BO) \le 0.4V$		0		uА
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	105			100:	-	-0.41	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					<u> </u>		
Detection and Control Delay Detection Demagnetization Detection Section V _{TH} _DEM Demagnetization comparator threshold voltage		<u>^</u>		00+20		<u></u>	
DelayImage: Constraint of the section sectionV_TH_DEMDemagnetization comparator threshold voltage107530mV	ID_00		CD 1111 at O/11D,		100		11500
Demagnetization Section V _{TH} _DEM Demagnetization comparator threshold voltage 10 75 30 mV							
VTH_DEMDemagnetization comparator threshold voltage107530mV	Demagnetization			1	1	1	1
comparator threshold voltage 10 75 30 mV	<u> </u>						
voltage				10	75	30	mV
				10	15		,
V TT LEIVE IVSE ENVSIERESIS IOF LEIVE MAN TO THE MAN THE MAN TO THE MAN T	V _{TH} DEM hyst	Hysteresis for DEM			20		mV




	comparator					
	Negative clamp			-0.7		V
V _{DEM} _clamp(neg)	voltage			-0.7		v
V _{DEM} _clamp(pos)	Positive clamp			5.8		V
/	voltage			5.8		v
T _{supp}	Suppression of the					
	transformer ringing at			2		
	start of secondary			2		usec
	stroke					
T _{OUT}	Timeout after last			~		
001	demag transistion			5		usec
T _{DEM_delay}	Demag propagation			1.50		
DEWI_delay	delay			150	\mathcal{O}	nsec
V _{TH} OVP	Output OVP trigger			_		
· In_0 · I	point			3.75		V
T ovp plateau	OVP plateau)	
orp_piacau	sampling after			2		usec
	switching off			-		usee
N_true_OVP	Number of					
	subsequent cycles to	•		4		
	be true OVP	X		4		
<u><u><u></u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u>	be true OVP	· · ·				
Soft Start Section	0.0.4.1		•	10		•
Iss	Soft start charge			10		uA
	current					
V _{TH} _ss_over	Soft start over			2.1		V
	threshold voltage		111			
$V_{TH}_ss_clamp$	SS clamp voltage	XXIUN		2		V
	after soft start is over					
Iss_clamp_sink	Maximum sink				200	uA
	current capability					
	when SS is clamped					
V _{SS} _clamp	SS pin high clamp			5.8		V
	voltage					
Timer Section	X					
F burst	Burst mode switching			20		KHz
	frequency					
F_QR_clamp_h	Frequency high clamp			130		KHz
_ ` _ · · · · · · · ·	in QR mode					
F QR clamp 1	Frequency low clamp			20		KHz
	in QR mode					
Ton max	Maximum on time			35		usec
Toff max	Maximum off time			50		usec
Thermal Protection				50		usee
T shutdown	Thermal shutdown			140		°C
				140		°U
I atah Duataatian	temperature	l	I		I	
Latch Protection	External 1-t-1-t			2 75		V
V_latch_trigger	External latch trigger	SS pin pull up current		3.75		V
	threshold voltage at	should be larger than				
TT 1 1 1	SS pin	200uA				**
V_latch_release	VCC latch release			6		V
	voltage					
	ion and Line OVP Prot	ection	I		I	
Vth_BO	Brownout comparator			0.5		V
	threshold	1	1			



Vth_line_OVP	Line OVP comparator			2		V
	threshold					
T _D BO	Brownout debounce			50		ms
	time					
IBO_hys	BO output current for			1		uA
	BO hysteresis					
	programming					
Gate Drive Outpu	ıt					
VOL	Output Low Level	Io = 20 mA (sink)			0.3	V
VOH	Output High Level	Io = 20 mA (source)	11			V
VG Clamp	Output Clamp	VCC=20V		15		V
	Voltage Level					
T_r	Output Rising Time	CL = 1nf		80	S	nSec
T_f	Output Falling Time	CL = 1nf		20		nSec



CHARACTERIZATION PLOTS





OPERATION DESCRIPTION

Quasi-Resonant (QR) converter typically features lower EMI and higher power conversion efficiency compared to conventional hard-switched converter with a fixed switching frequency. OB2202 is a highly integrated QR controller optimized for offline flyback converter applications. The built-in advanced energy saving with high level protection features provide cost effective solutions for energy efficient power supplies.

• Startup Current and Start up Control

Startup current of OB2202 is designed to be very low so that VCC could be charged up above UVLO(OFF) threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet reliable startup in application. For a typical AC/DC adaptor with universal input range design, a 2 M Ω , 1/8 W startup resistor could be used together with a VCC capacitor to provide a fast startup and yet low power dissipation design solution.

• Operating Current

The operating current of OB2202 is very low. Good efficiency is achieved by the low operating current together with extended burst mode control schemes at No/light conditions.

• Multi-Mode Operation for High Efficiency


OB2202 is a multi-mode QR controller. The controller changes the mode of operation according to FB voltage, which reflects the line and load conditions.

• Under normal operating conditions (FB>Vth2, Figure 1), the system operates in QR mode. The frequency variation in QR mode is limited to the range of 20KHz ~ 130KHz due to the fact that frequency varies depending on the line voltage and the load conditions. System design should be optimized such that the operation frequency is within the range specified at full loading conditions and in universal AC line input range.

■ At light load condition (Vth1<VFB<Vth2, Figure 1), the system operates in PFM (pulse frequency modulation) mode for high power conversion efficiency. In PFM mode, the "ON" time in a switching cycle is fixed and the system modulates the frequency according to the load conditions. Generally, in flyback converter, the decreasing of loading results in voltage level decreasing at FB pin. The controller monitors the voltage level at FB and control the switching frequency. However, the

valley switching characteristic is still preserved in PFM mode. That is, when loading decreases, the system automatically skip more and more valleys and the switching frequency is thus reduced. In such way, a smooth frequency foldback is realized and high power conversion efficiency is achieved.

■ At zero load or very light load conditions (VFB<Vth1), the system operates in On-Bright's proprietary "extended burst mode". In this condition, voltage at FB is below burst mode threshold level, Vth1. The Gate drive output switches only when VCC voltage drops below a preset level or FB input is active to output an on state. Otherwise the gate drive remains at off state to minimize the switching loss thus reduce the standby power consumption to the greatest extend. In extended burst mode, the switching frequency is fixed to 20KHz, in this way, possible audio noise is eliminated.





• Demagnetization Detection

The core reset is detected by monitoring the voltage activity on the auxiliary windings through DEM pin. This voltage features a flyback polarity. A new cycle starts when the power switch is activated. After the on time (determined by the CS voltage and FB), the switch is off and the flyback stroke starts. After the flyback stroke, the drain voltage shows an oscillation with a frequency of approximately $1/2\pi\sqrt{L_pC_d}$, where L_p is the primary self inductance of the transformer and C_d is the capacitance on the drain node, as shown in Fig.2.






Figure 2

The typical detection level is fixed at 75mV at the DEM pin. Demagnetization is recognized by detection of a possible "valley" when the voltage at DEM is below 75mV in falling edge.

• Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in OB2202 current mode control. The switch current is detected by a sense resistor into the CS pin. An internal leading edge blanking circuit chops off the sense voltage spike at initial MOSFET on state due to snubber diode reverse recovery so that the external RC filtering on sense input is no longer needed. The current limit comparator is disabled and cannot turn off the external MOSFET during the blanking period. The PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

• Maximum and Minimum On-Time

The minimum on-time of the system is determined by the LEB time (typical 350ns). The IC limits the on-time to a maximum time of 35us.

• Ringing Suppression Timer


A ringing suppression timer is implemented. In normal operation, the ringing suppression timer starts when CS reaches the feedback voltage FB, the gate drive GATE is set to low. During the ringing suppression time, gate drive GATE remains in low state and cannot turn power switch on gain. The ringing suppression is necessary in applications where the transformer has a large leakage inductance, particularly at low output voltages or startup. In OB2202, the ringing suppression timer is set to 2us internally.

• Programmable Brownout Protection and Line OVP Protection

By monitoring the level on pin BO during normal operation, the controller protects the SMPS against

Quasi-Resonant Flyback PWM Controller

low main condition, as shown in Fig.3. When BO level falls below 0.5V, brownout is triggered, the controller stops pulsing and disable internal source current for brownout hysteresis. BO pin is also used for line OVP sense input, when BO level is above 2.0V, line OVP is triggered and stops pulsing.



• Maximum and Minimum Frequency Clamp in QR operation

According to the QR operation principle, the switching frequency is inversely proportional to the output power. Therefore, when the output power decreases, the switching frequency can become rather high without limiting. To meet the CISPR-22 EMI limit starting at 150KHz, the maximum switching frequency in OB2202 is internally limited to 130KHz. In addition to up clamping, the switching frequency is also low clamped to 20KHz in QR mode for audio noise free operation.

• On chip Thermal Shutdown

OB2202 provides an on chip thermal shutdown. The IC will stop switching when the junction temperature exceeds the thermal shutdown temperature, typically 140 °C. The IC resumes normal operation when the junction temperature decreased below this temperature.

• External Latch Triggering

By externally forcing a level on pin SS (e.g., with a signal coming from a temperature sensor) greater than 3.75V, OB2202 can be permanently latched-off. To resume normal operation, VCC voltage should go below 6V, which implies to unplug the SMPS form the mains.


• Programmable Over Power Protection (OPP) Compensation



The variation of max output power in QR system can be rather large if no compensation is provided. In OB2202, an internal current which is a function of BO voltage is sourced out for Over Power Protection (OPP) compensation. By adjusting the external resistor in series with CS pin, an excellent OPP performance can be realized in the universal input range.

• Output Over voltage protection (OVP)

An output over voltage protection (OVP) is implemented by sensing the auxiliary winding voltage at DEM pin during the flyback phase. The auxiliary winding voltage is a well-defined replica of the output voltage. The OVP works by sampling the plateau voltage at DEM pin during the flyback phase.



If the sampled plateau voltage exceeds the OVP trip level (3.75V), the controller stops all switching operations and enters into latch off mode.

• Overload Operation


When over load (for example, short circuit) occurs, the feedback current is below minimum value and a fault is detected. If this fault is present for more than 80ms, the controller enters an auto-recovery soft burst mode. All pulses are stopped, VCC will drops below UVLO and the controller will try to restart with the power on soft start. The SMPS enters the burst sequence and it resumes operation once the fault disappears.

Programmable Soft Start

OB2202 features a programmable soft start to soften the constraints in the power supply during the startup. It is activated during the power on sequence. As soon as VCC reaches UVLO(OFF), an internal trimmed 10 uA current is sourced from SS pin and charges the external programming capacitor, the peak current is then gradually increased from zero. When SS pin reaches 2.1V,

Quasi-Resonant Flyback PWM Controller

soft start process is over, as shown in Fig.5. Every restart attempt is followed by soft start sequence.



• Gate Drive

The Gate pin is connected to the gate of an external MOSFET for power switch control. Too weak the gate drive results in higher conduction and switch loss of MOSFET while too strong gate drive output compromises the EMI.


Good tradeoff is achieved through the built-in totem pole gate drive design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 15V clamp is added for MOSFET gate protection at high VCC voltage.



PACKAGE MECHANICAL DATA

8-Pin Plastic DIP

DIP8 PACKAGE OUTLINE DIMENSIONS




Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	3.710	4.310	0.146	0.170
A1	0.500		0.020	
A2	3.200	3.600	0.126	0.142
В	0.350	0.650	0.014	0.026
B1	1.524	(BSC)	0.060	(BSC)
С	0.200	0.360	0.008	0.014
D	9.000	9.500	0.354	0.374
Е	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
e	2.540	(BSC)	0.100	(BSC)
L	3.000	3.600	0.118	0.142
E2	8.200	9.000	0.323	0.354



8-Pin Plastic SOP

SOP8 PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In	n Millimeters	Dimensions	s In Inches
Symbol	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.300	1.550	0.051	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.006	0.010
D	4.700	5.150	0.185	0.203
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270	(BSC)	0.050 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



IMPORTANT NOTICE

RIGHT TO MAKE CHANGES

On-Bright Electronics Corp. reserves the right to make corrections, modifications, enhancements, improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

WARRANTY INFORMATION

On-Bright Electronics Corp. warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used to the extent it deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

On-Bright Electronics Corp. assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using On-Bright's components, data sheet and application notes. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

LIFE SUPPORT

On-Bright Electronics Corp.'s products are not designed to be used as components in devices intended to support or sustain human life. On-bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in medical applications.

MILITARY

On-Bright Electronics Corp.'s products are not designed for use in military applications. On-Bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in military applications.